

Application No.: 10/068,276

Docket No.: JCLA8191

AMENDMENTSIn the Claims:

Claim 1 (original). A tape ball grid array package, comprising:

a tape having:

a dielectric layer having a first side, a second side and a plurality of via holes that pass through the dielectric layer;

a patterned first metallic layer over the first side of the dielectric layer such that one end of the via holes is closed to form a plurality of blind holes;

A
a patterned second metallic layer over the second side of the dielectric layer exposing the open end of the blind holes;

a patterned first solder mask layer over the first metallic layer exposing a portion of the first metallic layer to serve as a plurality of contact points;

a patterned second solder mask layer over the second metallic layer exposing a portion of the second metallic layer and the open end of the blind holes;

a plurality of solder balls inserted into the blind holes with one end of the solder balls protruding out from the surface of the second solder mask layer, wherein the solder balls and the first metallic layer are electrically connected while at least one solder ball and the second metallic layer are electrically connected; and

at least one chip over the first side of the tape, wherein the chip connects electrically with various contact points on the tape.

Applicati n No.: 10/068,276

Docket No.: JCLA8191

Claim 2 (original). The package of claim 1, wherein material constituting the dielectric layer includes polyimide.

Claim 3 (original). The package of claim 1, wherein the second metallic layer serves as a power source layer or a ground layer.

Claim 4 (original). The package of claim 1, wherein the first metallic layer serves as a signal transmission layer.

AI
cont.
Claim 5 (original). The package of claim 1, wherein material constituting the first metallic layer and the second metallic layer includes copper.

Claim 6 (original). The package of claim 1, wherein the upper surface and the lower surface of the first metallic layer as well as the upper surface of the second metallic layer further include metallic alloy layers.

Claim 7 (original). The package of claim 6, wherein material constituting the metallic alloy layer includes nickel-gold or lead-tin alloy.

Claim 8 (original). The package of claim 1, wherein the chip has an active surface and a back surface, and the active surface of the chip further includes a plurality of bonding pads.

Applicati n No.: 10/068,276

Docket N .: JCLA8191

Claim 9 (original). The package of claim 8, wherein the package further includes a plurality of conductive wires and packaging material, wherein the backside of the chip is attached to the first solder mask layer, the conductive wires connect the bonding pads with corresponding contact points on the tape, and the packaging material encloses the chip, the conductive wires and the contact points.

A1 cont.

Claim 10 (original). The package of claim 9; wherein the package further includes a stiffener on the first solder mask layer surrounding the packaging material.

Claim 11 (original). The package of claim 8, wherein the chip further includes a plurality of bumps protruding from the bonding pads, and the bumps correspond in position to various contact points.

Claim 12 (original). The package of claim 11, wherein the package further includes underfilling material that encloses the bonding pads, the bumps and the contact points.

Claim 13 (original). The package of claim 11, wherein the package further includes a stiffener on the first solder mask layer and surrounds the chip.

Claims 14-28 (cancelled).

Application No.: 10/068,276

Docket No.: JCLA8191

Claim 29. (new). A tape ball grid array package, comprising:

a tape having:

a dielectric layer having a first side, a second side and a plurality of via holes that pass through the dielectric layer;

a patterned first metallic layer over the first side of the dielectric layer such that one end of the via holes is closed to form a plurality of blind holes, wherein the first metallic layer serves as a signal transmission layer;

AI Cont.
a patterned second metallic layer over the second side of the dielectric layer exposing the open end of the blind holes, wherein the second metallic layer serves as a power source layer or a ground layer;

a patterned first solder mask layer over the first metallic layer exposing a portion of the first metallic layer to serve as a plurality of contact points;

a patterned second solder mask layer over the second metallic layer exposing a portion of the second metallic layer and the open end of the blind holes;

a plurality of first solder balls inserted into a portion of the blind holes with one end of the first solder balls protruding out from the surface of the second solder mask layer, wherein the first solder balls are electrically connected with the first metallic layer;

a plurality of second solder balls inserted into a portion of the blind holes with one end of the second solder balls protruding out from the surface of the second solder mask layer, wherein the second solder balls are electrically connected with both the first metallic layer and the second metallic layer; and

Application No.: 10/068,276

Docket N .: JCLA8191

at least one chip over the first side of the tape, wherein the chip connects electrically with various contact points on the tape.

Claim 30 (new). The package of claim 29, wherein material constituting the dielectric layer includes polyimide.

Al cond.
Claim 31 (new). The package of claim 29, wherein material constituting the first metallic layer and the second metallic layer includes copper.

Claim 32 (new). The package of claim 29, wherein the upper surface and the lower surface of the first metallic layer as well as the upper surface of the second metallic layer further include metallic alloy layers.

Claim 33 (new). The package of claim 32, wherein material constituting the metallic alloy layer includes nickel-gold or lead-tin alloy.

Claim 34 (new). The package of claim 29, wherein the chip has an active surface and a back surface, and the active surface of the chip further includes a plurality of bonding pads.

Application No.: 10/068,276

Docket No.: JCLA8191

Claim 35 (new). The package of claim 34, wherein the package further includes a plurality of conductive wires and packaging material, wherein the backside of the chip is attached to the first solder mask layer, the conductive wires connect the bonding pads with corresponding contact points on the tape, and the packaging material encloses the chip, the conductive wires and the contact points.

*Al
Cancel*

Claim 36 (new). The package of claim 35, wherein the package further includes a stiffener on the first solder mask layer surrounding the packaging material.

Claim 37 (new). The package of claim 34, wherein the chip further includes a plurality of bumps protruding from the bonding pads, and the bumps correspond in position to various contact points.

Claim 38 (new). The package of claim 37, wherein the package further includes underfilling material that encloses the bonding pads, the bumps and the contact points.

Claim 39 (new). The package of claim 37, wherein the package further includes a stiffener on the first solder mask layer and surrounds the chip.
